Hochperformante Verarbeitung und Visualisierung von Massendaten


High Performance Processing and Visualization of High Volume Data

from left to right: Prof. Dr. Ing. Markus Weinhardt, Prof. Dr.-Ing. Bernhard Lang, Prof. Dr. Frank Thiesing, Dipl.-Inf. (FH) Rainer Höckmann, Christian Meltebrink, B.Eng, Thomas Kinder, M.Sc.

The HPVis research project is directed towards the development of a new method to improve the performance of standard PC applications by the use of algorithm implementation on FPGAs. The objective is to develop an effective method to use an FPGA board via the PCI Express interface of standard PC systems for algorithm acceleration. The project’s focus lies on industrial sensor systems and image processing systems with high-volume data.

The main application which is analyzed visualizes pipeline inspection measurements from the partner company Rosen TRC. During a pipeline inspection a huge amount of measurement values are stored. They must be analyzed and visualized on a standard PC after the measurement procedure. The new method that is developed shall improve the processing performance of the underlying algorithms.

Another application field that is considered in the project is image processing. The methods investigated for the pipeline inspection application will be applied to smart cameras containing FPGAs which are produced by the partner company Visiosens.


FPL 2014 Demonstration Team
FPL 2014 Attendees
1© 2013 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.
  • We presented our results during the demo night held at the 24th International Conference on Field Programmable Logic and Applications Munich, Germany; September 2 - 4, 2014